This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(11) BEERHA (JP)

m公開特許公報 (A)

(1) (1) 中界出版公開 自身

特開平8-125066 ((3)公KB 年512年(1996) 5 A 1 7 B

(\$1) fat (1, *

互制记号 作内复星器号

ΕI

双路医系数层

NOIT 13/13

23/21

A 6921-4E

HOIL 23/12

審査技术 永及太 22.34.4500mg (全7.32)

(11)出血を与

###6-284536

(11) 比算音

平成6年(1994)10月26日

(71) 比較人 000002897

大多本即制器或金拉

医双征感觉区界省加度时一丁章 1 章 1 号

(7.0) 克明省 八米 省

发来总新度区示省此交约——丁县 1 署 1 马

大日本印制株式会社内

(71)兒幣者 鼻田 建基

医双邻肠毒征而多征复约一丁含 1 卷 1 号


大日本印刷的区会社内


(10)代智人 弁理士 小哲 炸長

(54) 【見明の名は】推算対止型率基本基金とそれに用いられるリードフレーム。及び推算対止型率基本基準の製造方法

(\$7) (至約)

【目的】 芝なる智な対止型半点体を使の本点な化、本板能化が求められている中、本温体を基バッケージッイズにおけるテップの占有をモ上げ、非確体を置の小型化に対応させ、共同に関係のTSOP等の小型パッケージに開発であった芝なる多ピン化を実装した複数が止型中枢体器型を建設する。





(以アガスのと世)

。 (按求集)) 牛果如果于四篇于例四面比 牛品和果子 の菓子と見気的には終するための内を見て見る。主義化 菓子の菓子町の正へ道文してた肌へと向くた底回算への 住民のための外部電子部と、飛辺内部電子製と力量電子 越とを連絡する状況リード応とモー体としたリード無も 在女母。地球は早初層を介して、出せしてなけており。 - 且つ、回路番低等への実まのためのキ田からなる方部会 様を利記技芸のをリードの力量は子郎に連ねさせ、少な ・くとも前辺半田からなら方式を係の一体に常益配よりが、10、方配数子製匠に半田からならが都急権を対象する工程。 銀に高出させてほけていることを共応とても世紀日本章 单连在22.

【建水理2) ・ 経水項1において、 本書弁菓子の菓子は 中語は出于の双子匠の一気の辺の耳中心製鋼上にそって 配置されており、リードがは注意の基子を承むように対 向し向記一対の辺にないなけられていることを気度とす 多世路村业数单运车员医。

【経球弾3】 本書は至子の電子と電気的にひまするた めの内部双子部と、カ部区別と住民するための別針双子 部と、収益内容電子部と外面電子配とも運転する程度リー18 一ド部とを一体とし、33万割な子針を、12式リード型を かして、 リードフレーム部から値交する一方向側に交出 をせ、 対向し先は部周士で進む都を介しては見する一対 り内部双子包を双弦なけており、立つ、され名双子包の 今朝で、 は沢リード郎と並ねし、一年として全年を森持 する外に包を取けていることを共在とするリードフレー

【雄求孤4】 半进作案子の第子畝の節に、半進作業子 1 菓子と名気的に基緒するための内部菓子群と、本味は 子の超子側の面へ星交してお祭へと向くお記包算への 10 現のための外包以下部と、 爪足内部電子製と力を電子 とも基格するは武リード部とモー体とした存在のリー 鮮とを、姶林住着北岸を介して、田港して取けてお . 旦つ. 国路高低年への実尽のための半田からなられ 竜艦を収記な数のちリードの力量は子馬に連絡をせ、 なくとも内定年田からなるの意見様の一度は智慧部と 外部に高出させて及けている複数対止型半端を基合の を万益であって、少なくとも、(A)エッテングDI で、単帯体数子の電子と写真的に容易するための内部 予部と、外部部階と住民するための外部電子部と、R は テから多ピン化に対しても確認が見えてきた。 7部銀子部と外部は平部とも連邦する技术リード的と - 体とし。 双外 製造子包 も、 び 放り一 ドミモカして、 - ドフレーム面からは欠する一方向的に反比でで、オ - 先級部院士で連絡部モガして世間する一対の内配理 5.を検査をけており、且つ、きか日本子をのかまて、 2リード蘇と連絡し、一年として全年モ年月下るカロ 及けているリードフレームも作むする工法。(B) (リードフレームの外観電子事例でない値(無差)に :神を設け、打ちはき食型により、丸肉する内質電子

けられた地景化とで用るほど、リートフレームの作を3 かれた武分が平岩はダ子の第三部にくるようにして、お 記録者はもかして、ツートフレーム全点を中心は出るへ 頂起する工程。(C) リードフレームの方向界も含む不 夏の広分を打ちはさま型によりの試料品でも工程。 (D) 平温化果子の電子部と、切断されて、その以来子 へ厚慰された内包は子供の先は此ともワイナボンディン グしたほに、形理によりた区域子製匠のみそれ区に自出 コープをはを封止する工程。 (E) おおお目にむ出した とも含むことを共和とする原理料止症を追び出席のなる 万压.

(見勢の耳縁な反映)

100011

【産業上の利用分針】本民味は、半点なま子をなどでも 御舞針止撃の中は 年末世(ブラステックパッケージ)に 終し、共に、女は世位も何上させ、立つ、タビン化に対 応できる本語の基準とその製造方法に成てる。

100021

【反乗のは浜】近年、平謀共民会は、不具様化、小型化 技術の進歩と電子機器の条件軟化と程序を小化の傾向 (時間) から、LSIのASICに代表でれるように、 ますます本集化化、本種的化になってきている。これに 仗い。リードフレームを無いた対止気の4名48至ブラ ステックパッケージにおいても、その無兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.* <FFEE) のような意味実は型のパッケージを 権で、TSOP (Tin Small Outline Package) のは見による卍型化モ王はとしたパ ッケージの小型化へ、さらにはパッケージ内側の3次元 化によるテップを約37年両上を目的としたLOC(Le ad On Chip) の鉄道へと弦感してせた。しか し、毎毎針止型単端件基度パッケージには、末島技化、 高価値化ととしに、更に一度の多ピン化、無型化、小型 化が求めらており、上記収集のパッケージにおいてもチ ップ九県部分のリードの引きほしがあるため、パッテー ジの小型化に維界が見えてきた。また、TSOP8の小 豆パッケージにおいては、リードの引き回し、ピンピッ

(00001

【見明が解放しようとする意思】上記のように、 気なる 推荐針止型半点共享世の家具技化、存储以化がよめられ ており、新設計止型年級な名量パッケージの一層の多ピ ン化、厚製化、小製化が出められている。ま見味は、こ のような状況のもと、 中級食品量パッケージサイズにお けるテップの占有本モ上げ、中はは女女の小女化におん させ、国共高をへの大臣部位を低減できる。おう、国共 士を復発する遺紀型とは正足足に対応する反覆になった。 まは非常区を投票しようとするものである。また、年代 基底への実験を尽も向上させることができる無容別止型

には見の下SOP町の小型パッケージに困難であった更 なる多ピン化も実要しようとてろものである。 100041

【は話を解決するための年段】本民間の配筒対止要する 仏祭品は、年曜は京子の世子側の面に、年度は京子の諸 子と写気的に基準するための内閣是子郡と、平県は忠子 の武子町の面へ正交して外部へと向く外部伝路への推定 のための外部電子群と、飛起内部電子部と外部電子部と モ盗者する住成リード献とも一体とした甘泉のリードの つ。色質基度有への実質のための中田からなるのは名質 を励記注意の各リードの外部基子部に議論させ、少なく とも爪足を田からなる力を発送の一部は似及をより力を に貫出させて立けていることを発量とするものである。 南。上記において、内容電子器と力器電子器とモーなと した江東のリード部の紀列モキは日皇子の紀子似面上に 二次元的に配列し、カガス名式モギ出ボールにて足点す SCEELDBOA (Ball Crid Arra ソ) タイプの解放対比型半端が基準とすることもでき

【0005】そして、上足において、平温は象子の電子 は中語弁黒子の菓子部の一弁の辺の耳中心包裹上にそっ て配置されており、リード製は営业の菓子を挟むように 対向し収記一対の辺に沿い立けられていることを共産と するものである。また、ま党時のリードフレームは、旅 蘇針止収率基件基金無のリードブレームであって、半年 体裏子の菓子と電気的に基準するための内部電子群と、 外部団斧と住民するための外部を千思と、彩記内部を千 部と外部属予部とそ近はするは取り一ド郡とモー体と レーム菌から复交下も一方向側に交出させ、対向し矢道・ 部院士で直導部を介して在此する一分の内部位子師を及 秋益けており、 点つ、 ちか御囃子部の外側で、 は戻り一 ド部と運転し、一体として全体を保持する外の部を設け ていることも共産とするものである。舟、上足リードフ レームにおいて、内部電子部と力部電子部とそれを基础 する住民リード部とモー体とした組みを収取リードフレ 一ム部に二次元的に配列するしておよすることによりも GA (Ball Grid Array) 9470ED 対止室平等体な差点のリードフレームとすることもでき B.

【0006】本党联的旅游划业资单署体总理的製造方法 は、中華作業子の菓子側の部に、中級体象子の菓子となり 気的に展開するための内部総子部と、中間存ま子の総子 似の心へ位交して方響へと向く方が意思への意思のため の外部位子供と、以記内部部子部と外部総子部とも選絡。 する後属リード型とモールとした充気のリード型とモ・ 絶異技者材度を介して、数字して思けており、立つ、値 芳基度等への支生のためのキ田からなられまを至し収之 存在のちリードのガジロ子をに対なった。 シャノン・ハーバ

•

尺を巴からなる方式であって単に変ねだったったこれです。 させて低けている飲食料止気を連れ来るの料法方はでき って、少なくとも。(A)エッチングはエにて、 # # ## タ子のオ子と名気的には見てるための内部電子 詳と、 ち 悪国禁と発援するための外配復子部と、 和紀内部裁予部 とか乳は子乳とも違れてる方だりード記とを一年とし、 はお鮮森子郎を、世段リード就を介して、 リードフレー ム郡から正文する一方向的に兵士させ、 月回し 元歳 献兵 主て書は舞を介しては戻する一月の内は双子 釘をお 臣 ご とを、絶論は君材度を介して、君君して立けており、且、10、17でおり、且つ、され玄紋子群の外数で、世界リート郎 と選号し、一体として全身をほれてる力や形を立けてい ろりードフレームモル型でる工量。(8) 収記 リードフ レームのガダ珠子並例でない節(新聞)に 地名 パモ沢 け、打ちはを金型により、対向する内部総子部開出を採 数する連្程を公益基準に対応する位置に設けられた地 中与とも打ちはき、リードフレームの打ちはかれた部分 が申退はま子の電子をにくるようにして、お記はを移る 介して、リードフレーム全体を平温はま子へ存むする工 権。(C)リードフレームの力や怠を含む不要の部分を 打ち女を全型により切割身立する工程。(D) 半端体盤 子の選子男と、切断されて、キ塩は泉子へな歌された内 盆曜子型の先輩郎ともワイヤボンデイングしたほに、 網 雄によりが思議子皇帝のみそが無に意出させて全体を封 止する工程。(E)教記がおに貫出したが都様子書紙に 平田からなうが民意甚を作むする工艺。 とそさ ひことを 毎年とするものである。

[00071

【作業】本民味の推奨好止签キ事件名献は、上記のよう な状態に下ることにより、半年年収度パッケージライズ し、私お献後予算を、接取リード部を介して、リードラー30 におけるチップの占ままも上げ、申募体制度の小型化に 対応できるものとしている。かち、半年共共区の国界基 版への食息を核モ係反し、田気高質への食泉を皮の向上 を可能としている。 かしくは、内部総子制、外部総子制 とそ一件とした甘食のリード食も半年年本子部に始始後 らっこ マガレて暴走し、女兄九郎電子事に平田 からなる 外部電信部を延移させていることより、名法の小型化モ 量成している。そして、上記の思からなる外部電視部 を、中華食業予節に以不行な基で二次元的に配択するこ とにより、甲基本製品の多ピン化を可能としている。 4 命からなる力量を延載を中国ボールとし、二次元的には ガロ電響がも配対した場合にはBCAタイプとなり、中 後年基礎の多ピン化にも対応できる。また、上記におい て、中部体系千の独子が申请はま子の親子部の一対の辺 の基中心事業上にそって記載され、リード部は複数の報 子を訳ひように共向しれ足一分の辺に沿い立けられてお り。森準な果治とし、皇皇世に渡した根廷としていう。 ま党術のリードフレームは、上足のような異点に てるこ とにより、上記状容制止器単葉な製造の製造を可能とす るものであるが、過せのリードフレームと異なのエッチ

とがてもら、本見時の世後月止至半点に名画のなる方法 は、上記リードフレームを思いて、リートフレームの丸 意識子配向でない面(右面)に絶視れを広げ、作ちはま 企製により、 万向する内部は子が向土も月尺するほど思 とは連絡駅に対応する意志に立けられた地質材とそれち はき、リードフレームの月ちはかれた紅分が4温は夏子 の菓子帆にくるようにして、約記録単はモ介して、リー ドフレーム全はモ北部は五千へ位献し、リードフレーム の外や飢を含む不多の足分を打ちばを必要により切断性 去することにより、内部電子と方は母子を一片としたは、 うも多な半級な名は上になどした。で見れの、半級は果 星の小型化が可能な、且つ、多ピン化が可能な無理計止 型半温は35位の作型を可取としている。

[0008]

【実施例】本見朝の単設対止型半層体製度の実施例を以 下、日にそって京明する。日1(2)は工芸を外部なけ 止型半等は次定の断定点は区であり、 殴 』(6)に貫信 の森は窓である。回1中、100に原設別と空車車は以 産。101は中国は無子、102はリード点、102A 证内区以干部。102日に外景度干量。102Cに作業 10 リード部、101Aに双子房(パッド部)、103はフ イヤ、104は絶縁信号村、105は世段記、106は 半田(ペースト)からなるのなな低である。本文を興奮 野対止型半端体盤復は、ほどするリードフレームを用い たもので、内部除干部102人、力部放子部1028モ 一体としたし不型のリード部102そ多数年間は菓子1 0.1 上に地球推着は1.0 くそ介して存成し、息つ、力器 粒子貼1028先にサ田からなるが低電低を心及む10 5 よりが無へ交出させて立けた。パッケージを住が耳を 選件を置の面接に押当する形成打止型キモル基金であ り。回路基底へ店就される点には、半田(ペースト)を 俗称、国化して、外部電子第1028が外裏を発と電気 的比较级老人名。本文指的家庭对此型中毒体区是过,因 1 (b) に示すように、単名作ま子101の電子器 (パ ッド部)101人は年曜年ま子の中心はしはそろれ向し て2母づつ。中心無しに殺って配包をれており、リード 第102も、内部電子部102人が自記電子器(パッド 益) になった位置に半部株象子101の面の方向に中心 すを飲み対向するように収定されている。 力量を予制) 02日は内部電子区102人からは戻り一ド部102C 10 を介して就れて位位し、ほぼ年本体を子の歌節をでに渡 - た位置で半嶋体工千面に区次する方向に、 圧減リード 102℃がし字に曲がり、お祭母子第1028はその先 ■に収回し、年級保息子の節に平方な色方向で一次元的 :配列をしている。かち、中心はしも飲みで丸のの料象 ¹日102日の配列を放けている。そして、もり以以子 『仁蓮越させ、本田(ベースト)からなるの気を低10 ・そ朝政部105よりがおに立出させて及けている。

1. 純粋旅程1104としては、100mmほのボリイ

•

と言いも思いたが、他には、シリコンズはボリイミドリ TA)で15(日本ペークライト株式会社)や単理化学 及复见HC52C0(医阴囊延旋式全位位置) 发放的生 げられる。上応支を負では、 キ田ペーストからなられる さはてあるが、この気分にキ田ボールに代えてしまい。 周,本实是的陈辞封止祭本品作之思过。上足のように、 パッケージを在が数年3年8年の正性に発音する。 心柱 的に小型化されたパッケージであるが、食み方向につい ても、私1、0mmを以下にすることができ、R室も向 10 単に連爪できるものである。ま文英界においては外部を 長載を、平点弁尹子の電子数(パッド祭)に 耐い 2 打に 紀月したが、中国体象子の総子の位属を二次元的に配成 し、内思維子配と外部除子供との一体となった違うを放 4、平穏は京子の日子を制に二次元的に配表してなせず ることにより、中国は至子の、一種の多ピン化に十分ガ ETES.

【0009】 広いで、 本見明のリードフレームの玄花病 を思げ、名にもとづいて広気です。 本実品外リードフレ 一とは、上尺大路の半点は名在に思いられたものであ ろ。B2は支延例リードフレームの卒産日モ京すしの で、割2中、200はリードフレーム、201に内部は 子鄉、202ほが都第子部、203ほぼ放り一下部、2 0.4は高紅色、2.0.5は力な感である。リードフレーム は428乗(Ni42%のFc8乗)からなり、リード フレームの見さは、内部電子部のある程序数でり、0.5 mm、力質粒子質のある厚皮質で O. 2mmである。内 部級子部の対向する先端部間士を選続する運用部205 も77内(0、05mm年)に形式されており、ほどする 半星弁禁足もか以下も無の打ちはを会型にて打ち止さし まい装造となっている。本実元何では外部電子例202 は九状であるが、これに歴史はされない。また、リード フレームタ材として4 2 含金を思いたがこれに発定され ない。似る含までも良い。

【0010】 次に、上記言第六リードフレームの収込方 及を聞を思いて然まに改明する。聞るは本実為例リード フレームを包装した工程を示したものである。丸で、4 2 音乗 (N i 4 2 %のデェ音乗) からなる。声を 0. 2 MMのリードフレーム 取得 3 0 0 を印度し、低の以前を 放身年を行い丸くの片処理した(四爻(4)) 技、リー ドフレームを収300の無面に係れれのレジスト301 も虫率し、吹嘘した。 (即 3 (b))。

よいで、リードフレーム 無 は 3 0 0 の 無差から乐定のパ ターン草を用いてレジストの糸をの武分のみに貫光を行 った後、収益必要し、レジストパナーン301人をお式 LC. (#3 (c))

典レジストとてしば東京応応等式会社会の平方数点状レ ジスト (PMERレジスト) も世界した。欲いで、レジ ストパターン301人モ制(単名以来として、57~c. ド系の熱可型性がを取出以122C(B立化成核菌を 10 以300の無底からスプレイエッチングして、わわせは

の本面区が思えに示されるリートフレーニを作祭した (23 (c)). E2 (b) OB. E2OA) - A2E おける必要なである。このほ、レジストモ米華したほ。 氏仲処理を取したは、 原定の配所(内部以子針分を含む 保承)のみにまメッキを見を行った。(D)(e)) 商、上記リードフレームの製造工程においては、図 2 (b) に示すように、なた部とは反応も形成するため、 力配電子形成を飲からのエッテング (度量) を多く行 い、反対反対からは少なのにエッチング(食品)を行っ た。また、たメッキに代え、併メッキやパラジウムメット キでも長い。上記のリードフレームの自正方形は、1ヶ の半点は久室をは裂するために必要なリードフレーム! ケの製造方法であるが、選末は生食性の最から、リード フレーム無収をエッテングのエするは、如2にボナリー ドフレームを確定機器付けした状態で放製し、上記の工 建を行う。この場合は、回2に示す方幹部205の一郎 に連絡する枠科(配示していない)モリードフレームの 外側に設けて配付けせなとする。

【0011】 次に、上足のようにしては据されたリードフレームを思いた。本見明の解除対止型半端体状態の短 18 通方はの実施例を認にそって放映する。図4は、本実施例附近対止型半端体質器の転送工程を示すものである。図3に示すようにして存在されたリードフレーム400の外部域子部402元成都(長面)と対向する展記に、ボリイミド系無理化型の発験管理材(テープ)401(日立化成状式を登録、HM122C)を、400°C。6Kg/m°で1、0か発圧をして貼りつけた(図4(a))。この状態の平面回を認るに示す。この接行ち抜きを型405人、4058にて(図4(b))、以向する内部減子部の先端解を認めて登録を可以は101とそ行ち扱いた。(図4(c))

次いで、5月75日をお上び圧を京北型406A、406日を果い、5月2日の日本では10年間の日分を切り起す (間4(d))と取時に、延伸なる以404を介して中海体系学407上にリード部404の単圧をそげった。 (間4(e))

間。この回4(d)に示す。「現代リードと基础してリードフレーム会体を支えている名称は204を含む不要の 部分を切り難しは、都育好止した技に行っても良い。こ (0 の場合には、過年の軍者リードフレームを見いたQFP パッケージ等のようにデムバー(日示していない)をお けると良い。リードは410を単位はます411へ存む した後、ワイヤー414により、単名はまずの33子(パ アド)411人とリード部410の内立成す410人と を選集的には渡した。(日4(1)) その他、不定の会別を用い、エボキシ系の都は415で リード部410の名がは子部4108のみを反比をせ て、全体を対止した。(日4(g)) ここでは、毎月の全型(日示していない)を用いた。 死文の節(外部電子部)を及しが及り立てされば、まて ししを製は必要としない。次いで、森出されている名に ロ子部410日上に年日ベーストをスクリーン印制によ り無不し、中田(ベースト)からなるの民電域を16を 作製し、本見頃の解釋対入止型年度作品度を作業した。 (日4(h))

t

母、年田からなられば見様く16の作者は、スクリーン 印制に確定されるものではなく、リフローまたはボッテ イング等でも、回程基在と本語は名言との住所にど至な 10 集の年田が持られれば良い。

[0012]

(発明の公民) 本発明は、上足のように、更なら初非別 止型年後は製器の本具作化、本無能化が水のられる状況 のもと、年後体製器パッケージサイズにおけるテップの 占有和モ上げ。平線体製器の小型化に対応させ、国外基 低への実体面積を低級できる。即ち、団際基低への実象 を成そ向上させることができるはは基度の技術を引起と したものであり、体制に収集のTSOP等の小型パッケージに個異であった更なる多ピン化を実現した制作対止 型手実体状態の提供を可能としたものである。

【四面の原年な故郷】

【四1】 表現例の複数別入型単語作品度の根据が否定及 び复節成以四

【日2】天英帆のリードフレームの年節日

【母3】 大気候のリードフレームの叙述工芸部

【聞く】大抵何の旅路対止翌年県体営配の製造工製団

(図5) 実験的のリードフレームに絶及技能材を貼りつけた状態の学品図


【万号の元味】


301


. . . .

(44 44 44 44)	•
100	医智利止型 半硫 体 款 世
1 0 1	华福传象子
101A	電子器 (パッド部)
102	リード書
1 0 2 A	· A K E T E
1 0 2 B	外部电子部
102C	技能リード部
103	744
104	地里往 日 村
105	. MAR
106	半田(ベースト)からなるガギ
r H	
200	リードフレーム
2 0 1	内部是干部
2 0 2	力 郭城平 部
203	な比リード島
204	利益を
20.2	nes
300	リードフレームまれ


レジスト







1.00



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

[CLAIMS]

5

15

20

tier our construction

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and

outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

3. A lead frame comprising:

15

20

a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

each of the outer terminal portions of the leads
being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip, and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

20

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or OFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number miniaturization pins, thickness, and encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

[MEANS FOR SOLVING THE SUBJECT DATTERS]

5

10

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor whip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Company

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(FUNCTIONS)

5

10

15

20

25

Section.

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 10

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), The respectively. resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

- 10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin encapsulated As to the illustrated semiconductor device according embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

5

10

15

20

25

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

e distributed agree to a second or a second or

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will described. be Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

····

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

[EFFECTS OF THE INVENTION]

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

to the second of the